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Optimal and robust control for a small-area FLL
C. Albea, D. Puschini, S. Lesecq and E. Beigne´
Abstract—Fine-grain Dynamic Voltage and Frequency Scaling
(DVFS) is becoming a requirement for Globally-Asynchronous
Locally-Synchronous (GALS) architectures. However, the area
overhead of adding voltage and frequency control engines in
each voltage and frequency island must be taken into ac-
count to optimize the circuit. A small-area fast-reprogrammable
Frequency-Locked Loop (FLL) engine is a suited option, since
its implementation in 32nm represents 0.0016mm2, being 4 to
20 times smaller than classical techniques used such as a Phase-
Locked Loop (PLL) in the same technology. Another relevant
aspect with respect to the FLL is the control design, which must
be suited for low area hardware. In this paper, an analytical
model of the system is deduced from accurate Spice simulations.
It also takes into account the delay introduced by the sensor.
From this model, an optimal and robust control law with a
minimum implementation area is developed. The closed-loop
system stability is also ensured.
Keywords– Nano systems, FLL, robust control, optimiza-
tion, disturbance rejection, LMIs.
I. INTRODUCTION
The continuous increase in clock frequency together with
technology scaling has generated the distribution of a single
global clock over a large digital chip tremendously difficult. A
Globally Asynchronous Locally Synchronous (GALS) design
alleviates the problem of clock distribution by having multiple
clocks, each one being distributed on a small area of the
chip. A system with different clock frequency domains appears
as a natural enabler for fine-grain power-aware architectures.
Actually, power consumption is a limiting factor in VLSI
integration, especially for mobile applications. Dynamic Volt-
age and Frequency Scaling (DVFS) [4] has proven to be
highly effective to reduce the power consumption of the chip
while meeting the performance requirements [8]. The key idea
behind local DVFS is to control at fine grain the supply voltage
and the frequency of an island at runtime to minimize the
power consumption of the considered island while satisfying
the computation/throughput constraints [3].
The DVFS techniques mainly rely on two ‘actuators’. These
actuators need to be dynamically controlled in order to reduce
the power consumption while maintaining the required perfor-
mance. More precisely, the control policy must be carefully
designed in order to achieve high power efficiency at low
area cost. The voltage actuator fixes the supply voltage of the
Voltage and Frequency Island (VFI). It can be a classical buck
converter [9] or a discrete Vdd-hopping converter [1, 10]. On
the other side, the frequency actuator is a Clock Generator.
Its frequency control is related to the supply voltage control
in order to avoid timing faults [14]. This Clock Generator
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is classically based on a Phase Locked Loop (PLL) or a
Frequency Locked Loop (FLL).
Another consequence of technology scaling is the in-die and
die-to-die process variability (P-variability). From a practical
viewpoint, it is becoming increasingly difficult to manufacture
integrated circuits with tight parametric values [10]. As a
consequence, in-die process variation means that the optimum
functional and energetic point of the whole circuit can be
found if VFI number i has its functioning frequency in the
range [Fmin,i, Fmax,i] [13]. If the clock is generated for the
whole circuit, and distributed in each VFI, the maximum
acceptable frequency (i.e. the one that will ensure no timing
fault for any VFI) will be Fmax,i = min{Fmax,i ∀i}, leading
to a suboptimal circuit functioning, some VFI being under-
clocked. Therefore, in order to obtain the best possible circuit
performance, the clock must be locally generated and con-
trolled according to Process, Voltage and Temperature (PVT)
variations. Recently, control techniques have been applied to
the problem of DVFS (for instance, see [1, 2]). However, these
works address the closed-loop control of the voltage actuator,
this latter implementing a Vdd-hopping technique.
In the context of the industrial French project LoCoMoTiV1
circuit, an FLL is selected as second actuator due to the area
constraint: in a fine-grain GALS context, the FLL can indeed
be replicated in each VFI of the size of a processor in a many-
core architecture. The FLL has been implemented in a 32nm
STMicrolectronics technology. The layout presented in Fig. 1
is fully compatible with the standard cell methodology, to be
easily integrated at GALS System on Chip (SoC) level. Its
area is about 0.0016mm2; it is 4 to 20 times smaller than a
classical PLL in the same technology.
Fig. 1: FLL layout.
1Local Compensation of Modern Technology Induced Variability (LoCo-
MoTiV) is a CEA-Leti Minatec Project
The main objective of this paper is to design a control
law for the FLL (see Fig.2) taking into account the following
objectives:
• closed-loop stability;
• robustness with respect to PVT variations;
• suited performance (no overshoot, no static error, short
transient period);
• low area cost and
• exogenous disturbance rejection.
Therefore, the designed controller must not only guaranty the
set-point stabilization, but also other criterions.
From accurate Spice simulations, it has been seen that the
DCO can be modeled with a linear model. Moreover, the
sensor introduces a delay that must be taken into account and
it is remarked that the system characteristic can change due
to PVT effects.
A simple integral controller that requires a minimum im-
plementation area is proposed for this system. For the tuning
of the control gain, a robust and optimal control problem is
formulated, for which a functional must be minimized. In order
to solve this problem some Linear Matrix Inequalities (LMIs)
are defined. Satisfying these LMIs within the optimal problem,
all objectives above are fulfilled by the closed-loop system.













Fig. 2: FLL block diagram.
Some simulations under the Matlab/Simulink environment
show the powerfulness of the proposed controller. Moreover,
the closed-loop system was implemented in RTL, obtain-
ing similar simulation results to the ones obtained by Mat-
lab/Simulink. The resulting layout (shown in Fig. 1) was
implemented in the LoCoMoTiV circuit in CMOS 32nm.
The rest of this paper is organized as follows: in Section
II, the circuit model of the FLL is presented as well as
their properties and the error equation. An optimal and robust
problem formulation is stated in Section III. Likewise, in
Section IV, this problem is solved by providing an approach
to tune the control gain. In Section V, the control gain is
computed, being tested and implemented in Section VI. The
paper ends with conclusions and future work.
Notation. For a given S , the notation Co(S) denotes the
convex hull of the set S . ∆η , η+ − η−, where η+ and η−
respectively are η(k+1) and η(k), i.e., the value of η in two
consecutive sampling times. Finally, L2 is the space of {xk}







The main blocks of a FLL are modeled through design
considerations and accurate simulations. The main blocks
are a Digitally-Controlled Oscillator (DCO) that provides a
frequency, a sensor (i.e. a counter) to measure this frequency
and a controller that contains a frequency comparator between
the targeted frequency and the output frequency and some













Fig. 3: FLL architecture.
Digitally-Controlled Oscillator. In order to obtain a DCO
model some accurate simulations were performed in Spice.
Figure 4 shows the frequency characteristics of the post-
layout DCO (with extracted R & C parasitcs) in function
of the input 8-bits binary word. The Y-axis corresponds to
the measured raw frequency: this frequency must be divided
by 2 to obtain a usable clock frequency with a 50% duty
ratio. The ‘nominal’ case (curve in the middle) is measured
at 25oC with a 1.1V supply voltage. The ‘best’ case (top
curve) is obtained with best case parasitic extract (minimum
R, minimum C), ‘FastFast’ transistors, a supply voltage of
1.2V and a temperature of 125oC. The ‘worst’ case simulation
is performed with worst case parasitic extract (maximum R,
maximum C), ’SlowSlow’ transistors, at 1.0V supply voltage
and a temperature of 0oC.
Fig. 4: DCO characteristics (measured raw frequency vs. input
word)
From accurate Spice simulations, it can be assumed that the
DCO has a linear model, that evolves with respect to Process
variation but also to Temperature and Voltage changes (PVT)
over time.
The DCO model is
fk = b+KDCOuk +Bwwk
fk ∈ R
1 is the analog frequency output, uk ∈ N is coded
over 8 bits between 0 and 255, respectively. b is the DC-
offset, KDCO is a gain. wk is an energy-bounded signal to
take account any disturbance, and Bw is a constant that defines
the disturbance magnitude. In order to take into account the
PVT variation effects, it is assumed that parameters KDCO, b
and Bw can change in the interval










• b ∈ [bm, bM ].
Sensor. The sensor, which is a counter, measures the DCO
output frequency. This sensor introduces a delay of one-
sampling period. The delay is present in the feedback loop
Mk , Ksfk−1.
Control. Define ek , Ksfr − fk, where fr is the signal
reference and Ks is a positive constant that represents the
sensor gain. Then, the error equation is
ek = −b−KDCOuk −Bwwk +Ksfr. (1)
In order to limit the Silicon area and taking into account
the control objectives given above, a simple digital integral
controller is defined
uk = uk−1 +K(Ksfr −Mk) = uk−1 +KKsek−1 (2)
where K is a the controller constant gain to be tuned.
From Eq. (1), it follows
uk−1 =
−ek−1 − b−Bwwk−1 +Ksfr
KDCO
which gives the closed-loop system
ek = ek−1 −KDCOKsKek−1 +Bwwk−1 −Bwwk
This can be rewritten in the following linear form:
ek+1 = Aek +Bu¯k+1 +Bwwk −Bwwk+1, (3)
where
A = 1, B = −KDCOKs
and
u¯k+1 = Kek. (4)
Note that b does not change the system response.
III. PROBLEM STATEMENT
Equation (3) can be rewritten in the following explicit
closed-loop form, in such a way that a H∞ problem can be
formulated:
ek+1 = Aek +BKek +Bwwk −Bwwk+1, (5)
zk+1 = ek+1. (6)
Problem 1: The problem is to find the optimal gain K, such
that the control law (2) is robust and the system response is the
shortest possible without overshooting. Besides, there exists a
Lyapunov functional Vk > 0, such that Vk+1 − Vk along the
solution of (5) fulfills
Vk+1 − Vk < 0, (7)
and for any disturbance input, there exists a minimum distur-
bance attenuation γ∗ ≥ 0, such that, for all γ ≥ γ∗, the L2
gain between the disturbance vectors wk and wk+1, and the








2) < 0, ∀wk, wk+1 ∈ L2.
(8)
The solution to this problem guarantees a suited perfor-
mance as well as a robust stability and robust disturbance
rejection for system (5)–(6).
IV. OPTIMAL H∞ CONTROL DESIGN
In order to cope with Problem 1 a mathematical manipula-
tion of Eq. (5) is performed via a variable change. This allows
obtaining feasible LMIs for a robustness problem [7].
A. Model transformation
Consider
yk , ek+1 − ek.







−yk +Aek − ek +BKek +Bwwk −Bwwk+1
]
.
This system can be compactly written as:















A+BK − 1 −1
]
,







Problem 1 can be formulated in terms of Linear Matrix
Inequalties (LMIs) [6].
Assumption 1: There exists a Lyapunov function Vk, with









where ζ , [e¯k wk wk+1]T is an augmented state vector
and Γ ∈ R4×4 is a symmetric matrix.









, being P ∈ R2×2, P2 6= 0 and P1 > 0.
Next, a sufficient condition for asymptotic stability and
disturbance rejection is derived.
Theorem 1: Consider system (5)–(6) with K ∈ R1×1 and
energy-bounded wk and wk+1. If the following LMIs are
satisfied:
P1 > 0 (11)
Γ < 0 (12)
where Γ is defined in Eq. (13) found at the top of the next
page, then the equilibrium of the closed-loop system (5)–(6)
is asymptotically stable and there exists a value γ∗, such that
for γ < γ∗ condition (8) is fulfilled.
Proof: The goal is to satisfy Vk+1 − Vk + zTk+1zk+1 −
γ2(wk
Twk +wk+1
Twk+1 < 0) for both disturbance rejection
and asymptotic stability of the equilibrium for system (5)–(6).
Lyapunov method yields:
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w ]PA¯e¯k − wk+1[0 B
T
w ]PA¯e¯k,
This developed expression is applied to inequality (9), in
such a way that the LMI (13) is obtained.
C. Robust control
Now, the uncertain parameters given in Section II are taken
into account in order to guarantee the system robustness, at the
same time that the closed-loop stability as well as disturbance
rejection for the FLL system are also ensured. This means that
a robust control under parameter uncertainties is designed For
this reason, Theorem 1 is extended in the case of polytopic
uncertainties.
Denote
Ω , [BK Bw]








being the vertices of the polytope described by Ωj =
[B(j)K B
(j)
w ] for j = 1, 2, 3, 4.
Pre- and post-multiplying the LMI (13) by Q =
diag{Q1, Q1, 1, 1} and taking Q1 = P−12 > 0 and P¯1 =
Q1P1Q1, the following sufficient condition is achieved.
Theorem 2: Consider system (5)–(6) with energy-bounded
wk and wk+1, and K ∈ R1×1. If there exist T ∈ R1×1 and
Q1 ∈ R
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2 , P¯1 +Q1A− 2Q1 + TB
(j), j = 1, 2, 3, 4,
then, in the vertices j, the equilibrium is asymptotically stable
as well as the disturbances are rejected in the entire polytope.
Proof: This is an extension of Theorem 1 for polytopic
uncertainties with some mathematical manipulations. There-
fore, this theorem proof is straightforward.
D. Optimal and robust control
In order to satisfy all items of Problem 1, some assumptions
are performed.
Assumption 2: For wk ≡ 0 and wk+1 ≡ 0, the poles of the
closed-loop system (5) are
Z = 1 +BK.
If Z > 0 is chosen, overshoots are avoided. In addition, if K
is maximized, the response time is the shortest possible one
[12]. Remind the control structure (2).











The first term on the right hand side quantifies the response
time. Likewise, the other terms (on the right hand side)
quantify the disturbance attenuation.
Lemma 1: Suppose that Assumptions 1, 2 and 3 are fulfilled
and Z¯(i) , QT1 Z(i)Q1. Then the optimal controller gain K for
Problem 1 can be found by:
Minimize −J
subject to:
Γ¯(j) < 0 j = 1, 2, 3, 4.
Z¯(i) > 0 i = 1, 2
where Z¯(i) = Q1 +B(i) i = 1, 2.
Proof: The optimal Problem 1 is solved by Lemma 1 if
condition (8) is fulfilled [11].
For wk 6= 0 and wk+1 6= 0 and under zero initial conditions
Vk+1 − Vk ≤ −z
T
k+1zk+1 + γ
2(wTk wk + w
T
k+1wk+1).













For k → ∞, under the zero initial condition V0 = 0 and the




















Corollary 1: The optimal gain K obtained applying
Lemma 1 guaranties both robust stability and robust dis-


















 < 0, (13)
V. OPTIMAL ROBUST CONTROL RESULT
In this section, an optimal and robust control is computed
for the FLL by employing the approach presented above.
Digitally-Controlled Oscillator. The DCO parameters can
change within the following intervals:
KDCO ∈ [10, 30] · 10
−3GHz/LSB
The disturbance parameter is given by
Bw ∈ [0.1, 0.4]
Sensor. The maximum frequency at the input of the sensor
is supposed equal to 5GHz and Ks = 85 (LSB/GHZ).
The optimal control problem (Problem 1) is solved, dealing
to
K = 0.392, (15)
together with γ = 1.8 and P1 = 0.2663.
VI. SIMULATION AND IMPLEMENTATION RESULTS
In this section, some simulations in the Matlab environment
show the robustness of the control law proposed for the FLL.
For these simulations, the data above are reported and a
sampling period of 60ns is taken.
Remind that the FLL characteristic curve can change due
to PVT variations as shown in Fig. 4. In order to validate the
system robustness with respect these changes, three different
models are considered (see Fig. 5):
syst 1: KDCO = 19.83 · 10−3GHzLSB , b = −0.0315GHz,
syst 2: KDCO = 14.25 · 10−3GHzLSB , b = 4.5785GHz,
syst 3: KDCO = 25.50 · 10−3GHzLSB , b = 2.0785GHz.




























Fig. 5: Variation of the characteristic curves.
Figure 6 shows the closed-loop response of ‘syst 1’, ‘syst
2’ and ‘syst 3’ to a change in the reference frequency, fr.
These tests show that the equilibrium is robust with respect
to the uncertainty in the characteristic curve. Note that the
response time at 5% is achieved before the 7th sampling time.
Figure 7 shows the frequency output, when the characteristic



























Fig. 6: Evolution of the output frequency for three different
systems (blue), reference frequency (red) and response time at
5% (green).
curve changes (‘syst 1’, ‘syst 2’ and ‘syst 3’) and when there
is some exogenous disturbances in the output of the system.
This example shows the great robustness of the system when
the optimal robust control tuning is employed.























Fig. 7: Evolution of the output frequency with disturbance and
for three different systems.
The FLL with the controller was implemented in VHDL,
obtaining the layout shown in Fig. 1. The signal evolutions are
presented in Fig. 8. Note that uk presents a delay with respect
to fr, this is due to asynchronous issues of the chip, and it is
not relevant in the closed-loop system. The delay presented by
the sensor is seen in fk−1. The system response is consistent






Fig. 8: VHDL Simulation of syst 1.
VII. CONCLUSION
In this paper, a small-area Frequency-Locked Loop (FLL)
engine is employed to implement a DVFS in GALS architec-
ture. The use of a simple control law has allowed a fully
digital implementation in standard cells, attaining a small
area. Implemented in a 32nm technology, the proposed design
represents 0.0016mm2, i.e. from 4 to 20 times smaller than
classical techniques used such as a Phase-Locked Loop (PLL)
in the same technology. Likewise, this control law is optimal
with respect to system performance (short transient period
and no overshoot) and disturbance attenuation. Another suited
property offered by the control law is the robustness with
respect to PVT variations. In addition, the closed-loop system
stability is guaranteed. Some simulations under Matlab show
the closed-loop system robustness. Likewise, the FLL with the
controller was implemented in VHDL in order to obtain the
implementation layout.
First version of the FLL (included the control law proposed
in this paper) has been implemented in a 32nm technology.
The circuit is currently under founder and performance at-
tained on the real chip will be show during the oral presenta-
tion.
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